Abstract: The RADSAFE simulation framework is described and applied to model SEU in a 0.25 mum CMOS 4 Mbit SRAM. For this circuit, the RADSAFE approach produces trends similar to those expected from ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results