Scaling of large-scale chips for AI is limited by the mismatch in CTE of circuit boards and the devices mounted on them.